Electronic design automation (EDA) and intellectual property (IP) vendor Synopsys Inc. has signed a definitive agreement to acquire Atrenta Inc., a privately held provider of system-on-chip (SoC) design tools. Financial terms of the deal were not disclosed.
Synopsys (Mountain View, Calif.) says integrating Atrenta’s static verification and implementation technology with its Verification Continuum and Galaxy Design platforms will enable the company to offer designers a more comprehensive portfolio of design tools’ complex electronic systems.
Atrenta (San Jose, Calif.) says its SpyGlass Predictive Analyzer product is used by more than 280 electronics companies and thousands of engineers worldwide. The tool, which analyzes designs at the RTL level before traditional EDA tools are deployed, is said to provide insight into the performance, power and area requirements of designs.
"Atrenta's demonstrated leadership in static and formal technologies is recognized throughout the EDA industry, and its technology is used by design and verification teams around the world," says Manoj Gandhi, executive vice president and general manager of the Verification Group at Synopsys, in a statement.
Gandhi says Synopsys will leverage this technology to further improve its Verification Continuum platform and to support ongoing R&D collaborations with customers in verification and implementation.
Related links:
- Globalfoundries, Intel Roll Out Support for 14nm Design
- Russian Fabless Startup Applies Some Imagination
- Xilinx, TSMC Team for 7nm Process Technology
- Cadence Tools Certified for TSMC’s 10nm FinFET Process
- Cadence, ARM Ink IP Cross Licensing Agreement
- Cadence Looks to Improve Position in Digital Design Tools
- Cadence, UMC Partner to Deliver ARM SoC Reference Design
- Cadence Rolls IP Processors
