Xilinx Adds Error Correction IP to Its Portfolio

11 August 2015

Field programmable gate array (FPGA) giant Xilinx Inc. has introduced a low-density parity check (LDPC) error correction intellectual property (IP) core to its portfolio in order to enable next-generation flash-based applications for cloud and data center storage.

LDPC error correction is considered a critical core function for meeting reliability and endurance requirements in storage solutions, Xilinx says. This is even a greater need with NAND flash advancing into 3D NAND technology. Xilinx’s error correction IP architecture is scalable, future-proof supporting various next-generation non-volatile memory devices, features a high throughput and low latency key for storage applications, the company says. The core also allows for less than 50% logic against alternative solutions.

The flash memory LDPC error correction IP is available now for early access with general availability to begin in the fourth quarter of this year.

Questions or comments on this story? Contact

Related links:

IHS Semiconductors and Components

News articles:

Xilinx Provides Early Access Tools for 16nm MPSoCs

Xilinx Completes 16nm FinFET Multiprocessor SoC Design

Xilinx and China Mobile Team for 5G NGFI

Xilinx, TSMC Team for 7nm Process Technology

Powered by CR4, the Engineering Community

Discussion – 0 comments

By posting a comment you confirm that you have read and accept our Posting Rules and Terms of Use.
Engineering Newsletter Signup
Get the GlobalSpec
Stay up to date on:
Features the top stories, latest news, charts, insights and more on the end-to-end electronics value chain.
Weekly Newsletter
Get news, research, and analysis
on the Electronics industry in your
inbox every week - for FREE
Sign up for our FREE eNewsletter