Electronic Design Automation

Synopsys’ custom design flow certified on TSMC N3E process

26 October 2022

Synopsys Inc.’s digital and custom design flows have been certified on Taiwan Semiconductor Manufacturing Co. (TSMC)’s N3E process technology.

The flows as well as the foundation and interface IP portfolio has achieved multiple successful tapeouts on the TSMC N3E process. Synopsys said this will help customers accelerate silicon success. The efforts on the advanced process technology will also extend to analog design migration, artificial intelligence (AI) drive designs and physical verification scaling in the cloud.

TSMC’s N3E process extends its 3 nm family with enhanced power, performance and yield for applications such as high-performance computing, AI and mobile.

The AI-driven design technology and Synopsys Fusion Compiler has resulted in multiple validated N3E test cases with better PPA and faster design closure.

Synopsys said it is working with TSMC to scale physical verification in the cloud using its IC validator product for N3E on the Synopsys cloud software-as-a-service offering. The application accesses unlimited CPU capacity in the cloud for faster physical verification iterations.

Additionally, the two companies are also enabling customers to seamlessly transition existing designs on earlier process nodes to the TSMC N3E process.

To contact the author of this article, email engineering360editors@globalspec.com

Powered by CR4, the Engineering Community

Discussion – 0 comments

By posting a comment you confirm that you have read and accept our Posting Rules and Terms of Use.
Engineering Newsletter Signup
Get the Engineering360
Stay up to date on:
Features the top stories, latest news, charts, insights and more on the end-to-end electronics value chain.
Weekly Newsletter
Get news, research, and analysis
on the Electronics industry in your
inbox every week - for FREE
Sign up for our FREE eNewsletter