Semiconductors and Components

Webinar: The journey to full-scale semiconductor packaging, part 2: Process optimization challenges

14 May 2021

The journey from concept to full-scale semiconductor packaging is often hindered by a number of different obstacles along the way including everything from diverse teams scattered across the world to simply not understanding how the manufacturing process of die bonding, wire bonding or vacuum reflow impacts the package design and vise versa. In this three-part series, Palomar Technologies will present the challenges faced from package design and prototyping, through process development and process optimization to ensure the device can indeed be manufactured with the desired throughput and quality.

In Part 2, process optimization challenges often faced throughout the manufacturing cycle moving from prototype to production will be addressed. Various approaches to optimizing throughput and creating consistency to improve yield will be highlighted. These methods will primarily focus on Palomar machine specifics and revolve around material presentation choice, equipment work envelope layout, process step sequencing and parameter choices. After walking through some of the best practices for each process element, some actual cases of process optimization will be presented.

Register for this free webinar.

To contact the author of this article, email

Powered by CR4, the Engineering Community

Discussion – 0 comments

By posting a comment you confirm that you have read and accept our Posting Rules and Terms of Use.
Engineering Newsletter Signup
Get the Engineering360
Stay up to date on:
Features the top stories, latest news, charts, insights and more on the end-to-end electronics value chain.
Weekly Newsletter
Get news, research, and analysis
on the Electronics industry in your
inbox every week - for FREE
Sign up for our FREE eNewsletter
Find Free Electronics Datasheets