Samsung successfully develops 5G networking SoC on its 5LPE process

07 December 2023

Samsung Foundry has successfully taped out a 5G networking system-on-chip (SoC) design on Samsung’s 5LPE process using Cadence Design Systems Inc.’s Quantus Extraction Solution and Tempus Timing Solution.

According to the electronic design automation (EDA) vendor, the software allowed Samsung to achieve a two times productivity boost that led to a faster design closure compared to previous design methodology.

Samsung used the Tempus software along with the Cadence Innovus Implementation System for faster convergence and closure as well as a reduction in project timeline, the company said. Additionally, the Tempus software:

  • Enables hierarchical design closure
  • Reduces machine and memory demands
  • Curtails overall runtime

“The successful tapeout of our SF5A design for 5G networking was a significant milestone for our team, and the enhanced efficiency and reduced runtime afforded by the Cadence Quantus Extraction Solution and Tempus Timing Solution are a testament to the power of innovation and collaboration between the Cadence and Samsung teams,” said Sangyun Kim, VP and head of foundry design technology team at Samsung Electronics.

To contact the author of this article, email GlobalSpecEditors@globalspec.com


Powered by CR4, the Engineering Community

Discussion – 0 comments

By posting a comment you confirm that you have read and accept our Posting Rules and Terms of Use.
Engineering Newsletter Signup
Get the GlobalSpec
Stay up to date on:
Features the top stories, latest news, charts, insights and more on the end-to-end electronics value chain.
Advertisement
Weekly Newsletter
Get news, research, and analysis
on the Electronics industry in your
inbox every week - for FREE
Sign up for our FREE eNewsletter
Advertisement
Find Free Electronics Datasheets
Advertisement