Industrial Electronics

Arasan Chip Systems announces second generation Sureboot QSPI IP

19 August 2021

Arasan Chip Systems, a provider of total IP solutions for systems on a chip applications, has announced the availability of its formally verified Sureboot quad serial peripheral interface (QSPI) IP. The silicon proven QSPI NOR flash memory controller IP is an extended version of the SPI protocol allowing the use of four data lanes leading to highly effective overall bandwidth. Source: Arasan Chip SystemsSource: Arasan Chip Systems

Arasan’s QSPI IP provides the user immediate access to flash memory from SPI mode on startup, or alternatively it can be configured for any other mode from SPI to dual SPI or quad SPI. Additionally, a direct memory access command may be issued to copy memory from the flash device to anywhere else on the bus.

The QSPI host controller is compliant with AMBA AXI3/4 and AXI4-lite protocols, and an advanced peripheral bus control port interface is available if desired instead of the AXI4-lite control port interface.

To contact the author of this article, email engineering360editors@globalspec.com


Powered by CR4, the Engineering Community

Discussion – 0 comments

By posting a comment you confirm that you have read and accept our Posting Rules and Terms of Use.
Engineering Newsletter Signup
Get the Engineering360
Stay up to date on:
Features the top stories, latest news, charts, insights and more on the end-to-end electronics value chain.
Advertisement
Weekly Newsletter
Get news, research, and analysis
on the Electronics industry in your
inbox every week - for FREE
Sign up for our FREE eNewsletter
Advertisement